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In this work, a novel circuit structure for second-harmonic multi-phase voltage controlled oscillator 
(MVCO) is presented. The proposed MVCO is composed of N (N being an integer number and N≥
2) identical inductor-capacitor (LC) tank VCOs. In theory, this MVCO can provide 2N different phase 
sinusoidal signals. A six-phase VCO based on the proposed structure is designed in a TSMC 0.18um 
CMOS process. Simulation results show that at the supply voltage of 0.8V, the total power 
consumption of the six-phase VCO circuit is about 1mW, the oscillation frequency is tunable from 
2.3GHz to 2.5GHz when the control voltage varies from 0V to 0.8V, and the phase noise is lower than 
-128dBc/Hz at 1MHz offset frequency. The proposed MVCO has lower phase noise, lower power 
consumption and more outputs than other related works in the literature. 
Keywords: Bulk-coupling; second-harmonic; low phase noise; low power consumption; Multi-phase 
Voltage Controlled Oscillator (MVCO). 
1.   Introduction 
Radio Frequency (RF) voltage controlled oscillators (VCO) play a fundamental role in 
modern communications, signal processing, measurement systems and other applications. 
There are two popular types of RF VCO: ring oscillators [1-3] and negative resistance 
oscillators with inductor-capacitor (LC) tank [4-6]. Since the inductor of LC tank occupies 
large area, the ring oscillators have the advantage of smaller chip size [7]. However, owing 
to the high quality of the LC tank, LC oscillators are superior to ring oscillators in terms of 
phase noise and frequency performance, especially at high oscillation frequency. Thus, LC 
oscillators are widely used for high standard communications.  
A multi-phase voltage controlled oscillator (MVCO) generally consists of several 
identical VCOs, being coupled through various ways. First, transistors [8] are often 
employed to produce multi-phase outputs, but this approach has the disadvantage of poor 
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phase accuracy. Second, transformers [9] are usually used for coupling for the advantage 
of wide tuning range and high swing amplitude, but this approach will degrade the phase 
noise performance of the circuit. The third approach is using capacitors for coupling [10]. 
This technique has the phase noise performance better than the transformer method, but it 
suffers from the disadvantage of lower tuning range. In this work, substrate [11] has been 
used for coupling. The substrate method can achieve low phase noise and low power 
consumption, thus a good candidate for high standard applications. 
A LC-MVCO comprises several LC-VCOs connected in series from one oscillator to 
another. According to the operation mechanism, MVCOs can be classified into two 
categories: one category couples VCOs by injecting the fundamental frequency or first-
harmonic signals from one LC tank to another [12], and the other category injects the 
second harmonic signals instead of the fundamental signals from the common node of each 
core oscillator to that of another. Compared with the first-harmonic approach, the second-
harmonic MVCO has the advantage of better phase noise performance. 
In this paper, a novel low phase noise second-harmonic multi-phase VCO is presented. 
Applying the proposed technique to couple three core VCOs, a six-phase VCO is obtained 
and designed. Simulations results are presented as well as comparison with the published     
works to verify the correctness and benefits of the proposed MVCO topology and design.      
2.   Circuit design and analysis 
The schematic of the first-harmonic six-phase VCO (FSVCO) is shown in Fig.1, which 
consists of three identical LC-VCOs. Each VCO is composed of a cross-coupled pair of 
NMOS switching transistors (M1-M6) to provide negative impedance, an LC tank and the 
parallel connected NMOS transistors (M7-M12) for coupling. According to the simulation 
results which will be given later, 600 phase difference is achieved between the adjacent 
cells in steady state. 
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Fig.1. First-harmonic six-phase VCO. 
In Fig.2, an improved multi-phase VCO structure with several modifications has been 
proposed to achieve better performance, which include: (1) super-harmonic technique is 
adopted for coupling, (2) all-PMOS structure and bulk-coupling technique are used for 
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better phase noise performance, and (3) tail resistor is utilized to achieve optimized swing 
amplitude [13]. The proposed MVCO is composed of N (N is an integer) core oscillators 
in a loop and 2N output signals with 2π/N phase shift (n = 0, 1, 2 … 2N-1) can be generated.  
 
VDD VDD VDD
R R R R R R
L L L L L L
M1 M2 M3 M4
M2N-1 M2N
Cvar Cvar Cvar Cvar Cvar Cvar
Rc Rc Rc
Vctr Vctr Vctr
C1 C2 CNP1 P2 P3 P4 P2N-1 P2N
R1 R2 RN
...
C CCCC
P1 P3 P2N-1 P4 P2N
...
P2
...
 
Fig.2. The schematic of the proposed MVCO. 
For simplicity, applying the proposed technique to couple three LC-VCOs, a novel six-
phase VCO is obtained as shown Fig.3. The proposed six-phase VCO is capable of 
generating six-phase sinusoidal outputs. The detailed design and analysis of the proposed 
six-phase VCO are given in the following. 
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Fig.3. The schematic circuit of the proposed six phase VCO. 
As deduced from [14], assume f0 is the fundamental frequency of output voltages, then 
the dominant frequency at common source node under steady state is 2f0, which is called 
as second harmonic. Fig.4 shows the circuit of a LC-VCO, where the substrate node of the 
cross-coupled transistors act as the common source node. In this structure, the common 
source node is used for coupling. As shown in Fig.3, six-phase outputs are achieved by 
injecting the second-harmonic from one oscillator to the next, and the last oscillator injects 
the second-harmonic to the first oscillator. 
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Fig.4. The circuit of a LC-VCO. 
The phase variation through the loop is illustrated in Fig.5. Each LC-VCO has been 
modeled as a black box with two terminals oscillating at frequency 2f0. The three cores are 
placed in a loop and hence, based on the Barkhausen phase criterion, 3600  phase 
deviation will exist around the loop. Thus: 
∆θ1 + ∆θ2 + ∆θ3 + ∆θ4 + ∆θ5 + ∆θ6 = 360
0              (1) 
The three LC-VCOs are assumed to be identical and thus the phase shifts caused by LC-
tank are the same, that is: 
  ∆θ1 = ∆θ2 = ∆θ3                         (2) 
Owing to the symmetry of the circuit, the phase variations introduced by the coupling 
capacitors are also the same, hence:       
 ∆θ4 = ∆θ5 = ∆θ6                         (3) 
From (1)-(3), it is clear that: 
∆θ1 + ∆θ4 = ∆θ2 + ∆θ5 = ∆θ3 + ∆θ6 
= (∆θ1 + ∆θ2 + ∆θ3 + ∆θ4 + ∆θ5 + ∆θ6)/3 = 120
0            (4) 
From (4) we can conclude that 1200 phase difference is obtained between the second 
harmonics, and therefore there is 600  phase shift between the first harmonics, which 
means a T/6 time shift between the waveforms at the adjacent output nodes. 
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0 at 2f0 0
0 at 2f0
OSC 1 OSC 2 OSC 3
P1 P2 P3 P4 P5 P6
 00 at f0  60
0 at f0  120
0 at f0
1 2 3
}} }
} }
4 5
6 }
 
Fig.5. Six-phase LC VCO of three stages ring architecture. 
There are several reasons for the superiority of the all-PMOS structure over the all-
NMOS structure. Firstly, PMOS transistors exhibit better 1/f noise than NMOS transistors; 
simulation results show that PMOS transistors exhibit about 10-dB less 1/f noise compared 
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with NMOS transistors. Secondly, PMOS transistors also feature lower hot-carrier-induced 
white noise than NMOS transistors. Thirdly, the rise time and the fall time of PMOS 
transistors are more symmetrical to each other, which results in a smaller 1 𝑓⁄
3
 noise 
corner. As a result, all-PMOS-based VCOs can achieve better phase noise performance 
than all-NMOS structure, and therefore, in this paper, a new VCO core has been designed 
using a full PMOS transistor architecture. 
The substrates of the MOS transistors are generally connected to their drain and source 
nodes or to VDD (highest potential) for PMOS and GND (lowest potential) for NMOS. 
However, in the proposed MVCO, the substrate of the PMOS is used for coupling via a 
capacitor. In this structure, the coupling strength α can be optimized by choosing the values 
of resistor R and capacitor C. The resistors R are used for DC biasing of substrate terminals 
and the capacitors C are added for AC coupling. The phase accuracy that defines the 
availability of the phase difference from 600 between adjacent outputs is closely related to 
coupling strength factor α. Fig. 6(a) shows the proposed back-gate coupling VCO topology. 
Fig. 6(b) shows the equivalent small signal model for the circled part of the second-
harmonic VCO in Fig. 6(a). From Fig. 6(b), the coupling strength α can be calculated by 
    α =
𝑔𝑚𝑏1
𝑔𝑚1
=
𝛾0
2√2𝜑𝑓−𝑉𝐵𝑆
                       (5) 
where VBS is the back-gate-to-source voltage, 𝜑𝑓 is a physical parameter, and 𝛾0  is a 
parameter determined by process. From (5), it is obvious that we can adjust α by changing 
VBS in order to get optimized phase accuracy. 
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Fig.6. (a) The proposed back-gate coupling topology. (b) Small-signal equivalent circuit of the circled part in (a). 
The advantage of using substrate for coupling is that it removes the additional transistors. 
In Fig.1, the noise produced by coupling transistors (M7-M12) may lead to phase jitter, 
subsequently resulting in the degradation in phase noise performance. In addition, the 
coupling transistors will consume some additional power and the feature size of the 
coupling transistors should be several times larger than the switching transistors to improve 
phase accuracy, but consequently, this causes an increase in parasitic capacitances which 
reduces the tuning range. In Fig.3, the coupling transistors are removed and the substrate 
of the PMOS is used as coupling components, so the coupling components are free of 1/f 
noise. What’s more, the usage of bulk coupling technique eliminates additional DC current 
path which is required for coupling, to reduce power consumption. So the proposed MVCO 
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can achieve lower power consumption and wider tuning range without sacrificing the phase 
noise performance compared with the transistor-based structure. 
The capacitor coupling approach has a defect of no directivity preference to the multi-
phases owing to unipolar capacitors. Capacitors C1-C6 are minimum size devices that are 
added to give proper directivity to the multi-phases. Without them, the oscillator would 
have no distinct preference for oscillation at either +600 or −600 phase difference. The 
current flowing through C1-C6 are negligible because the values of them are far lower than 
C. 
Fig.7 shows the input resistance of a cross-coupled transconductor (devices M1 and M2) 
and its equivalent circuit.  
VGS2 gmpVGS2
gmpVGS1
+
-
+
-
VGS1
Vin
Iin
 
Fig.7. Equivalent circuit of the cross coupled transconductor. 
In this work, the sizes of PMOS transistors are identical. Thus, the transconductances 
of M1 and M2 are the same as:  
 𝑔𝑚𝑝1 = 𝑔𝑚𝑝2 = 𝑔𝑚𝑝                                   (6) 
According to the Kirchhoff ’s law, we can get the following equations which are based 
on Fig.7: 
𝐼𝑖𝑛 = 𝑔𝑚𝑝𝑉𝐺𝑆1 = −𝑔𝑚𝑝𝑉𝐺𝑆2                    (7) 
𝑉𝑖𝑛 = 𝑉𝐺𝑆1 − 𝑉𝐺𝑆2                            (8) 
From (6), (7) and (8), the equivalent resistance produced by the cross-coupled PMOS 
pair can be derived as 
 𝑅𝑖𝑛 = 𝑉𝑖𝑛 𝐼𝑖𝑛⁄ = −2 𝑔𝑚𝑝⁄                          (9) 
From the analysis above, it is concluded that the equivalent impedance produced by the 
cross-coupled PMOS pair is a negative impedance. When increasing the dropout at M1 and 
M2, the output current is obtained to compensate for the loss of LC tank. 
From Fig.3, we can see that the cross-coupled PMOS pair is in parallel with the LC tank. 
If  Rp ≥ −2 𝑔𝑚𝑝⁄ , the negative resistance can continuously afford energy to sustain 
oscillation. 
In the range of state-of-the-art nanometer channel length, the threshold voltage 𝑉𝑡ℎ of 
MOSFET is not constant due to the short-channel and narrow-channel effects. It can be 
adjusted by changing circuit parameters such as channel width, gate length and drain-to-
source voltage, which is given by (10) [15]  
V𝑡 = 𝑉𝑡0 + 𝛾[(|2Φ𝐹 + 𝑉𝑆𝐵|)
0.5 − (|2Φ𝐹|)
0.5]                    (10) 
where: 
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VSB = the electric potential difference between source and substrate; 
Vt0 = the threshold voltage when VSB = 0 V; 
γ = the bulk effect coefficient, with a typical value in the range of 0.3 ~ 0.4𝑉0.5; and 
ΦF = a physical parameter with typical value of 0.3 V. 
From (10), it is obvious that increasing the voltage at substrate terminal results in 
decrease in VBS, leading to lower threshold voltage (Vth). In this work, the substrate of 
PMOS transistors is tied to VDD via a resistor, resulting in lower threshold voltage than 
regular switching transistors. Therefore, lower power consumption can be achieved by 
adopting forward bias technique (shown in Fig.8). Furthermore, a resistor R serves as a 
part of a highpass filter (HPF) coupling network with the value of 10kΩ for the purpose of 
preventing signal leakage. 
P-Type Substrate
N-well
N+ P+ P+
B
S G D
VDD R
C
Next core
 
Fig.8. The representation of the forward body bias technique. 
3.   Simulation results 
The proposed low power low phase noise six-phase VCO is designed and simulated 
using TSMC 0.18μm RF CMOS process. Thanks to the forward body bias technique used, 
the supply voltage can reduce to 0.8V. The power consumption of the proposed MVCO is 
about 1mW. The transistors sizes are (W L⁄ = 10𝜇𝑚 0.18𝜇𝑚⁄ ) . The load resistor (R1, R2, 
R3) is about 50Ω, which can ensure the optimum swing amplitude. The values of the other 
components are L=2.5nH, R=10kΩ, C=1pF. 
Fig.9-14 are the post-layout simulation results of the six-phase VCO. Fig.9 shows the 
transient waveform of P1-6 during their initial time. It can be observed that the starting time 
to oscillate is about 7us. Fig.10 shows the multi-phase outputs at their steady state. As can 
be seen from Fig.10, the oscillation frequency is about 2.4GHz. 
       
Fig.9. The waveform of P1-6 during initial time.       Fig.10. The waveform of P1-6 during steady state. 
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Fig.11 shows the output frequency versus the control voltage when the supply voltage 
is 0.8V. It is observed that when changing the control voltage from 0V to 0.8V, the output 
frequency varies from 2.32GHz to 2.45GHz.  
Fig.12 shows phase noise performance of the proposed six-phase oscillator. As can be 
seen from marker M0, the phase noise of the proposed MVCO at 1MHz offset is -
128dBc/Hz when oscillating at 2.4GHz. 
   
Fig.11. The output frequency versus control voltage.    Fig.12. The phase noise of the proposed MVCO. 
Fig.13 shows Monte Carlo simulations to measure phase mismatch errors due to 3% 
device mismatches in inductors, transistors and capacitors and 0.5% width mismatch in 
varactors in the six-phase VCO outputs for 200 samples. The simulated 3σ phase errors are 
0.51° at 0.8V supply. 
Fig.14 shows the output frequency variations of the six-phase VCO when temperature 
varies from -20℃ to 80℃ (step size=10℃) for three process corners: FF, TT, SS (only 
PMOS-FETs are included in this circuit). From Fig.14, it is obvious that the maximum 
frequency deviation is about 65MHz or within 2.7% of the nominal value (2.4GHz). 
Therefore, it is a reliable signal generator. 
    
Fig.13. Monte Carlo simulation on phase       Fig.14. Output frequency dependent on process  
difference for 200 samples.                           and temperature. 
Here, a commonly used figure of merit (FOM) which takes oscillation frequency, power 
consumption and phase noise into account has been adopted to compare the proposed work 
with other reported and related works. 
𝐹𝑂𝑀 = L(∆ω) + 20 log (
∆ω
𝜔
) + 10log (
𝑃𝐷𝐶
1𝑚𝑊
)                (11) 
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where  stands for the offset angular frequency,  is the angular oscillation frequency, 
PDC is the DC power consumption measured in milliwatts. L(∆ω) is the phase noise 
measured at offset frequency  from the carrier frequency. The lower value of FOM 
means the better performance. 
Table 1 summarizes the performances of the proposed MVCO compared with other 
published works. The results show that the proposed MVCO has a good overall 
performance in terms of supply voltage, power consumption, phase noise, and the number 
of multi-phase output.   
Table. 1. Performance comparison with related published works. 
4.   Conclusion 
In this paper we have proposed a novel general MVCO structure. The proposed MVCO 
is able to produce multi-phase signals. Several techniques have been introduced to improve 
the overall performance to meet the requirements of high standard applications. A six-
phase VCO has been designed and simulated at 2.4GHz oscillation frequency and 0.8V 
supply voltage. The results indicate low phase noise and low power consumption. A 
detailed comparison with the published works has also been given    
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